#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

## (19) World Intellectual Property Organization

International Bureau



# 1 (BB1) B1((BB1) | 1 B10) B1((BB1) B1((BB1) B1((BB1) B1) B1((BB1) B1((BB1) B1((BB1) B1((BB1) B1((BB1) B1((BB1)

#### (43) International Publication Date 9 December 2004 (09.12.2004)

#### **PCT**

# (10) International Publication Number WO 2004/106584 A1

(51) International Patent Classification<sup>7</sup>: C23C 16/44, 16/448, H01L 21/768

(21) International Application Number:

PCT/US2004/016715

(22) International Filing Date: 27 May 2004 (27.05.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

10/447,255 27 May 2003 (27.05.2003) US 60/477,478 5 June 2003 (05.06.2003) US

(71) Applicant (for all designated States except US): AP-PLIED MATERIALS, INC. [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95054 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): CHEN, Ling


[CN/US]; 784 Dartshire Way, Sunnyvale, CA 94087 (US). KU, Vincent W. [US/US]; 1830 Daltrey Way, San Jose, CA 95132 (US). CHUNG, Hua [CN/US]; 4645 Piper Dr., San Jose, CA 95129 (US). MARCADAL, Christophe [FR/US]; 1180 Lochinvar Ave., #88, Sunnyvale, CA 94087 (US). GANGULI, Seshadri [IN/US]; 713 Golden Oak Drive, #7, Sunnyvale, CA 94086 (US). LIN, Jenny [US/US]; 20532 El Dorado Ct., Saratoga, CA 95070 (US). WU, Dien-Yeh [—/US]; 1326 Longfellow Way, San Jose, CA 95129 (US). OUYE, Alan [US/US]; 716 North Idaho Street, San Mateo, CA 94401 (US). CHANG, Mei [US/US]; 12881 Corte de Arguello, Saratoga, CA 95070 (US).

(74) Agents: PATTERSON, B. Todd et al.; MOSER PATTERSON & SHERIDAN, LLP, 3040 Post Oak Blvd., Suite 1500, Houston, TX 77056-6582 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

[Continued on next page]

(54) Title: METHOD AND APPARATUS FOR GENERATING A PRECURSOR FOR A SEMICONDUCTOR PROCESSING SYSTEM



(57) Abstract: Embodiments of the present invention are directed to an apparatus for generating a precursor for a semiconductor processing system (320). The apparatus includes a canister (300) having a sidewall (402), a top portion and a bottom portion. The canister (300) defines an interior volume (438) having an upper region (418) and a lower region (434). In one embodiment, the apparatus further includes a heater (430) partially surrounding the canister (300). The heater (430) creates a temperature gradient between the upper region (418) and the lower region (434). Also claimed is a method of forming a barrier layer from purified pentakis (dimethylamido) tantalum, for example a tantalum nitride barrier layer by atomic layer deposition.



## WO 2004/106584 A1

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,

ZW.

FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.